Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Mismatch between bus address width and addresses passed through vhdmmio #243

Open
johanpel opened this issue Sep 28, 2020 · 0 comments
Open
Labels
bug Something isn't working fletchgen Fletchgen related issue

Comments

@johanpel
Copy link
Member

Bus address width is a generic on the top-levels, but it's not a generic for the widths of output registers for vhdmmio (understandibly).

The easiest way to fix this would be to remove the generic from the top-level and only allow it to be set through the command-line parameters of Fletchgen.

Another way to fix it would be to resize it before it enters the corresponding ACCM instance at the nucleus level, but it would be a bit obscure, since the generated vhdmmio docs won't convey the limited number of bits used to represent addresses.

@johanpel johanpel added bug Something isn't working fletchgen Fletchgen related issue labels Sep 28, 2020
@johanpel johanpel changed the title [Fletchgen] Mismatch between bus address width and addresses passed through vhdmmio Mismatch between bus address width and addresses passed through vhdmmio Oct 1, 2020
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
bug Something isn't working fletchgen Fletchgen related issue
Projects
None yet
Development

No branches or pull requests

1 participant