From 8abf4d2ec36ac23ee6198c45d5545cc6b8b2ae93 Mon Sep 17 00:00:00 2001
From: Sihyung Woo <75494566+sihyung-maxim@users.noreply.github.com>
Date: Tue, 7 Jan 2025 10:17:19 -0600
Subject: [PATCH] fix(CMSIS): Remove UART PIN register from MAX32657 (#1318)
---
.../Maxim/MAX32657/Include/max32657.svd | 20 -------------------
.../Device/Maxim/MAX32657/Include/uart_regs.h | 17 +---------------
.../Source/UART/uart_revb_me30.svd | 20 -------------------
3 files changed, 1 insertion(+), 56 deletions(-)
diff --git a/Libraries/CMSIS/Device/Maxim/MAX32657/Include/max32657.svd b/Libraries/CMSIS/Device/Maxim/MAX32657/Include/max32657.svd
index 723e51b1ebc..a29d4dc4cfa 100644
--- a/Libraries/CMSIS/Device/Maxim/MAX32657/Include/max32657.svd
+++ b/Libraries/CMSIS/Device/Maxim/MAX32657/Include/max32657.svd
@@ -10928,26 +10928,6 @@
-
- PIN
- Pin register
- 0x001C
-
-
- CTS
- Current sampled value of CTS IO
- 0
- 1
- read-only
-
-
- RTS
- This bit controls the value to apply on the RTS IO. If set to 1, the RTS IO is set to high level. If set to 0, the RTS IO is set to low level.
- 1
- 1
-
-
-
FIFO
FIFO Read/Write register
diff --git a/Libraries/CMSIS/Device/Maxim/MAX32657/Include/uart_regs.h b/Libraries/CMSIS/Device/Maxim/MAX32657/Include/uart_regs.h
index 98bacabc316..27383d827fe 100644
--- a/Libraries/CMSIS/Device/Maxim/MAX32657/Include/uart_regs.h
+++ b/Libraries/CMSIS/Device/Maxim/MAX32657/Include/uart_regs.h
@@ -83,7 +83,7 @@ typedef struct {
__IO uint32_t clkdiv; /**< \b 0x0010: UART CLKDIV Register */
__IO uint32_t osr; /**< \b 0x0014: UART OSR Register */
__IO uint32_t txpeek; /**< \b 0x0018: UART TXPEEK Register */
- __IO uint32_t pin; /**< \b 0x001C: UART PIN Register */
+ __R uint32_t rsv_0x1c;
__IO uint32_t fifo; /**< \b 0x0020: UART FIFO Register */
__R uint32_t rsv_0x24_0x2f[3];
__IO uint32_t dma; /**< \b 0x0030: UART DMA Register */
@@ -105,7 +105,6 @@ typedef struct {
#define MXC_R_UART_CLKDIV ((uint32_t)0x00000010UL) /**< Offset from UART Base Address: 0x0010 */
#define MXC_R_UART_OSR ((uint32_t)0x00000014UL) /**< Offset from UART Base Address: 0x0014 */
#define MXC_R_UART_TXPEEK ((uint32_t)0x00000018UL) /**< Offset from UART Base Address: 0x0018 */
-#define MXC_R_UART_PIN ((uint32_t)0x0000001CUL) /**< Offset from UART Base Address: 0x001C */
#define MXC_R_UART_FIFO ((uint32_t)0x00000020UL) /**< Offset from UART Base Address: 0x0020 */
#define MXC_R_UART_DMA ((uint32_t)0x00000030UL) /**< Offset from UART Base Address: 0x0030 */
#define MXC_R_UART_WKEN ((uint32_t)0x00000034UL) /**< Offset from UART Base Address: 0x0034 */
@@ -306,20 +305,6 @@ typedef struct {
/**@} end of group UART_TXPEEK_Register */
-/**
- * @ingroup uart_registers
- * @defgroup UART_PIN UART_PIN
- * @brief Pin register
- * @{
- */
-#define MXC_F_UART_PIN_CTS_POS 0 /**< PIN_CTS Position */
-#define MXC_F_UART_PIN_CTS ((uint32_t)(0x1UL << MXC_F_UART_PIN_CTS_POS)) /**< PIN_CTS Mask */
-
-#define MXC_F_UART_PIN_RTS_POS 1 /**< PIN_RTS Position */
-#define MXC_F_UART_PIN_RTS ((uint32_t)(0x1UL << MXC_F_UART_PIN_RTS_POS)) /**< PIN_RTS Mask */
-
-/**@} end of group UART_PIN_Register */
-
/**
* @ingroup uart_registers
* @defgroup UART_FIFO UART_FIFO
diff --git a/Libraries/PeriphDrivers/Source/UART/uart_revb_me30.svd b/Libraries/PeriphDrivers/Source/UART/uart_revb_me30.svd
index d88279c54ac..d50e251dd5c 100644
--- a/Libraries/PeriphDrivers/Source/UART/uart_revb_me30.svd
+++ b/Libraries/PeriphDrivers/Source/UART/uart_revb_me30.svd
@@ -346,26 +346,6 @@
-
- PIN
- Pin register
- 0x001C
-
-
- CTS
- Current sampled value of CTS IO
- 0
- 1
- read-only
-
-
- RTS
- This bit controls the value to apply on the RTS IO. If set to 1, the RTS IO is set to high level. If set to 0, the RTS IO is set to low level.
- 1
- 1
-
-
-
FIFO
FIFO Read/Write register