Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Connecting my extra circuit added to the AES PIPELIEND DCP with a clock #509

Open
alimousios98x opened this issue Jan 17, 2025 · 0 comments

Comments

@alimousios98x
Copy link

As you mentioned in my previous issue there are indeed three clocks but it seems that they are limited inside of a site as their ROUTE_STATUS is INTRASITE and I cant connect them to the extra circuit. For example pll_clk1:

Image

I explored the netlist schematic and found past the IBUF and the BUFGCTRL, a clock net that is being used by other parts of the circuit:

Image

So is the crypt_clk an appropriate input clock for my extra circuit since this one seems to be used by other parts of the design as well? I dont see any other that i am able to route to my circuit.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant