We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
FIRRTL 215 49
ESESC: A Fast Multicore Simulator
C 134 62
LLM Agent for Hardware Description Language
Python 18 7
The ANUBIS benchmark suite for Incremental Synthesis
C 12 2
Fluid Pipelines
Scala 11 2
Public repository of the UCSC CMPE220 class project
Verilog 10 1
Hardware Agent
Hardware Hierarchical Dynamic Structures
Dromajo ESESC
Super Scalar Branch Predictor
Testing Verilog Parser with Python
Hardware Logic Operation Library
tree-sitter Pyrope grammar
Hardware Interchange Format
Loading…